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The horizontal scale is 1 p'div The upper trace is the input pulse to the CMOS and the vertical scale is 2 Vldiv The lower trace IS the laser output measured on a photodetector and the vertical scale IS 0 5 Vidiv The L-I and V-I characteristics of the laser are shown in Fig. 2 . These characteristics are unchanged from those obtained before the substrate removal process. Digital modulation of this VCSEL was performed by connecting the pulse output of the inverter to the laser top using probes. Traditional wire-bonding techniques were unsuccessful in bonding the wire to the laser top contact without any damage to the thin epifilm. Fig. 3 shows the inversion obtained when using a 5V, lp pulse input on the CMOS, with Vdd = SV on the CMOS. The speed of operation was limited by the probes and also by the carrier diffusion time in the large area detector that was used to measure the optical output of the laser. The slow roll-off in the optical output did not change with either the pulse amplitude or the duty cycle of the pulse, indicating that this was not due to an inherent speed limitation in the laser.
In conclusion, we have shown for the first time the direct integration of a GaAs VCSEL onto a processed CMOS chip with the substrate removal process with no loss in laser performance. Figs. 1 and 2 show the recovery of the sheet density and the Hall mobility as a function of annealing and measurement temperature. The GaAs cap layer was removed at a process bias of 4 0 V . Table 1 shows the measured Hall mobility and sheet density as a function of process bias after annealing at 425°C for Imin. The data are shown for a temperature of 5.6K. The best recovery is obtained at a process bias of -80V, where the Hall mobility is recovered for 88% and the sheet density far 85%. Compared to RIE no improved results are obtained [6] , which is probably due to a non-optimised process bias. We believe that minimal damage is created by optimisation of the plasma exposure time and the additional process hias. Fig. 2 Recowry of the Hall mobilit) ' of a pseudomorphic heferostructure against annealing and measurement temperature Table 2 lists, from the DC and microwave measurements, the extracted maximal transconductance g,,, the output conductance g,, the drain-source saturation current Id,, at zero gate voltage, the threshold voltage V , the frequency of unity current gainf; and the maximum frequency of oscillation f,.,. Although the DC characteristics improve, a slight degradation is observed in the high-frequency parameters. However, to obtain these results a few annealing steps at a temperature of 400°C for 1 min had to be introduced during the gate recess. By this alternating process sequence the electrical activity of the silicon donor atoms was restored and a silicon buffer layer was present to act, in an identical way to the Si &doped layer, as a shield for the CH,/H,IAr ECR plasma. It was observed that without these intermediate annealing steps the plasma etching was deleterious for the structure.
After etching 40nm of the 70nm-thick GaAs cap layer, little current remained, even after annealing for a few minutes at 400°C. We suggest that the remaining current flows through the cap layer and that a parallel MESFET is measured with transconductances of 2OOmS/mm and anA of 17GHz. The other part of the structure is damaged, as also observed in the heterostructures. On the other structure (W540) no intermediate annealing steps were performed during the gate recess. Results identical to those listed in Table 2 are obtained.
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Conclusions: It has been shown that an additional silicon 6-doped layer in AIGaAsiInGaAslGaAs behaves as a shield or buffer for damage introduced by CHdH,IAr plasma etching. Identical behaviour was observed in transistor fabrication, where intermediate annealing steps were necessary to restore the activity of the donors to act as a shield. By direct current and high-frequency measurements on dry recessed pseudomorphic HFETs, good performance was obtained in comparison to wet chemical processed transistors. Hydrogen concentrations up to -1OZocm ' in GaN and AIN and -lOIYcm-' in InN are found to be incorporated during ECR plasma etching in C12/CHJH2Ar at 170°C. Even very short duration (40s) etch treatments produce hydrogen incorporation depths 2 0 . 2~ ahead of the etch front, and may lead to electrical passivation effects within this region. Post-etch annealing at 450 -500°C restores the initial conductivity.
Unintentional incorporation of hydrogen during crystal growth or device processing is of major concern in both Si and 111-V semiconductors because of near-surface dopant passivation and device gain instability due to field-induced debonding of hydrogen from neutral dopant-hydrogen complexes [I, 21. Hydrogen plays an especially important role in the 111-V nitride materials currently of interest for use in blue/UV LEDs and diode lasers. The realisation of p-type GaN occurred only after Mg-doped layers grown by metal organic chemical vapour deposition (MOCVD) were subsequently treated by e-beam irradiation or thermal annealing at -700°C to break-up neutral 41. We have previously reported that GaN, AIN and InN samples deliberately exposed to H, plasmas for 30min at 250 -400°C contain concentrations of hydrogen >IO'*cm-' throughout a -1pm thick film [5] . This raises the question of what will happen during device fahrication steps such as CVD of dielectic films using SiH, or dry etching with CHJH,-based plasma chemistries.
In this Letter we report the unintentional incorporation of hydrogen into the binary nitrides during electron cyclotron resonance (ECR) plasma etching in C12/CH,/D2/Ar at 170°C.
Deuterium was substituted for hydrogen to allow high sensitivity detection by secondary ion mass spectrometry (SIMS). Dry etching of nitrides by conventional reactive ion etching is relatively slow (5 5OOAimin-I) even under high cathode self-bias conditions. Much higher rates (up to 3000A/rnin-') have been obtained with ECR discharges in which the ion densities are one to two orders of magnitude larger than in RIE plasmas [6] . In addition, a slightly elevated substrate temperature (2 150°C) is desirable to enhance removal of etch products such as InCI, which are not particularly volatile at room temperature. The C12/CHJH2 plasma chemistry has proven effective in producing high etch rates for 111-V semiconductors, including the nitrides [7] . The etching is smooth and anistropic, but there has been no investigation of the incorporation of hydrogen during the plasma exposure.
The GaN, AIN, and InN were grown on p-type Si substrates by metal organic molecular beam epitaxy (MOMBE) using ECR plasma generated nitrogen and the group 111 sources triethylgallium, triethylamine alane, and triethylindium [8] . The layers are defective single crystals with IOLo -10"cm threading dislocations and stacking faults because of the lattice mismatched epitaxy. The samples were exposed to CIJCHJD2/Ar ECR discharges (flow rates of IO, 3, 15, and IOsccm, respectively) for 40s at 170°C. The process pressure was Imtorr, the microwave power 850W, and the RF power applied to the sample position was 15OW, producing a DC bias of -165V. The etch depth was S2000A on the epitaxial films, which were initially -600OA thick. The deuterium profiles were measured by SIMS using a CAMECA IMS 4f system with a Cs' heam. The concentration scales were established by calibration with ion implanted standards and the depth scales obtained from stylus profilometry. 
